Network Simulation and Synthesis of 2D Mesh Topological structure in HDL (Hardware Description Language) environment with Network on Chip (NOC)

Simmi Aggarwal, Mala Aggarwal


In our research of architectural template, called network on chip architecture, for developing large and complex systems on a single chip, we introduced the implementation of 2D mesh topological structure. The architecture supports physical level and architectural level design integration. Basic communication mechanism between resources is envisioned to be packet switched message passing through the switches. NOC architecture defines four layered inter-resource communication protocol (physical, data-link, network and transport layer), which are adapted from OSI standard. These protocols must be implemented in the resource to network interface (RNI) for every resource in NOC. We have also described a two-phase design methodology for developing systems for the proposed NOC architecture. Speed and size are two important factors while designing the electronic system. It’s Speed of operation and flexibility to modify, measures the performance of the system operation. Traffic handling capacity is an important element of service quality and will therefore play a basic role in this choice Microprocessor/microcontroller (MPMC) system can handle sequential operations with high flexibility and use of Field Programmable Gate Array (FPGA) can handle concurrent operations with high speed in small size area. So combined features of both these systems can enhance the performance of the system. Field programmable gate arrays (FPGAs) are extensively used in rapid prototyping and verification of a conceptual design and also used in electronic systems when the mask-production of a custom IC becomes prohibitively expensive due to the small quantity. In addition to their usefulness as mentioned above, their internal structure also makes them as a suitable vehicle to learn all aspects of VLSI design because they consist of combinational logic in the form of LUT (look up table), flip-flops as sequential building blocks, and memory for programmability. VLSI design requires a careful forethought about the entire design process with special attention to floor planning, layout, routing, transistor sizing, clock and power distribution and timing analysis. In my proposed research, we have taken the case of mesh topological structure for 2D network having configuration (8 × 8). We developed our design in Xilinx 13.2 VHDL software, and functional simulation in Modelsim 10.1 b, student edition. We optimized all the hardware parameters like size, cost and timings, which can be a boon definitely for large scale network system design like telecommunication switching and wireless sensor networks.


NOC= Network on chip SOC = System on chip FPGA = Field programmable gate array VHDL = Very high speed integrated circuit hardware description language VLSI = Very large scale of integration


IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.32, NO.4, APRIL1997 535: An Analog VLSI Neural Network with On-Chip Perturbation Learning Antonio J. Montalvo, Member, IEEE, Ronald S. Gyurcsik, Member, IEEE, and John J. Paulos, Senior Member, IEEE (page 8-9)

International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1, Issue-6, January 2012 Bursty Communication Performance Analysis of Network-on-Chip with Diverse Traffic Permutations, Naveen Choudhary (page 1)

Jason Cong, Yuhui Huang, and Bo Yuan Computer Science Department University of California, Los Angeles Los Angeles, USA, 978-1-4577-1400-9/11/$26.00 ©2011 IEEE, A Tree-Based Topology Synthesis for On-Chip Network.

The IEEE Research Bulletin of Jordan ACM, ISSN: 2078-7952, Volume II (II) Page 2-3, A Quadrant-XYZ Routing Algorithm for 3-D Asymmetric Torus Network-on-Chip.

Floor planning Driven Network-on-Chip Synthesis for 3-D SOCs Wei Zhong, Song Chen, Fei Ma,Takeshi Yoshimura, and Satoshi Goto, Graduate School of Information Production and Systems, Waseda University Kitakyushu 808-0135,Japan:

Application-Specific Network-on-Chip Synthesis: Cluster Generation and Network Component Insertion: WeiZhong, BeiYu, SongChen, Graduate School of Information Production and Systems, Waseda University, Kitakyushu, Japan

OCP-IP Network-on-chip benchmarking workgroup Erno Salminen, Tampere University of Technology Krishnan Srinivasan, Sonics Inc. Zhonghai Lu, Royal Institute of Technology, December 2010.

Comparative analysis of transient-fault tolerant schemes forNetwork on Chips Muhammad Ali, Awais Adnan, Institute of Management Sciences, Peshawar, Pakistan.

Data Reuse Driven Memory and Network-on-Chip Co-Synthesis: Ilya Issenin University of California, Nikil Dutt, University of California.

A Network on Chip Architecture and Design Methodology Laboratory of Electronics and Computer Systems, Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Stockholm, Sweden VTT Electronics, Box 1100, Oulu, FIN-90571, Finland

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS. VOL. 9. NO. 3. APRIL Comparison of Buffering Strategies for Asymmetric Packet Switch Modules Soung c. Liew, Member, IEEE. and Kevin w. Lu, Member, IEEE (pp-2-3)

Syed Riffat Ali,“Implementation of Firmware on SPC Switching Systems”, IEEE Journal on Selected Areas Communications, Vol. 6, No. 8, PP. 1401-1404, 1988.

Semiconductor Complex Limited, Internet PDF: Data sheets of XC 95 series CPLD [Online]. Available:,

VHDL Primer, J Bhaskar BPB publication

M. Morris Mano Digital Design, Second Edition by Pearson Education

CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Pearson Education Pub.

A. Jantschand H.Tenhunen, Networks on chip. Kluwer Academic publishers, 2003.

T .Bjerregaard and S .Mahadevan,“A survey of research and practices of network-on-chip,” ACM Comp. Surveys, vol.38, no.1,pp.1–51,Mar.2006.

J. D. Owens, W. J. Dally etal., “Research challenges for on-chip inter connection networks,” IEEE MICRO, vol.27, no.5, pp.96–108,Oct.2007.

IEEE Circuits & systems magazine, second quarter 2004, Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip , Davide Bertozzi and Luca Benini

Full Text: PDF


  • There are currently no refbacks.


All Rights Reserved © 2012 IJARCSEE

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 Unported License.