DESIGNING OF CMOS OP-AMP USING REVERSE NESTED MILLER COMPENSATION TECHNIQUE TO IMPROVE GAINBANDWIDTH AND LOADING CAPACITY

Manorama Mishra, Prof. Rajesh Nema

Abstract


An Operational Amplifier is a direct-coupled high-gain amplifier usually consisting of one or more differential amplifiers followed by a level transistor and output stage. The op-amp has become one of the most versatile and important building blocks in analog circuit design. This paper proposed an approach to design analog cmos op-amp using reverse nested miller compensation technique to improve settling behaviour, gain bandwidth and loading capacity. Settling performance of operational amplifiers is of great importance in analog signal-processing application.


Keywords


operational amplifier ,reverse nested miller Compensation ,gain bandwidth.

References


Rosario Mita, Gaetano Palumbo and Salvatore Pennisi, “Design Guidelines for Reversed Nested Miller Compensation in Three-Stage Amplifiers,” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 5, pp.227-233,MAY 2003..

C. S. Park and R. Schaumann, “Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter,” IEEE J. Solid-State Circuits,vol. 23, pp. 987–996, Aug. 1988.

P. M. VanPeterghem and R. Song, “Tuning strategies in high-frequency integrated continuous-time filters,” IEEE Trans. Circuits Syst., vol. 36,pp. 136–139, Jan. 1989.

R. Sadkowski, “Tuning monolithic continuous-time leapfrog filter structures,”Master thesis, Texas A&M Univ., Dallas, Dec. 1992.

F. C. Nunes and J. E. Franca, “Continuous-time leapfrog filter with precise successive-approximation tuning,” in IEEE Int. Symp. on Circuits and Systems, vol. 2, 1993, pp. 1271–1273.

F. C. Nunes and J. E. Franca, “Successive-approximation tuning of monolithic continuous-time filters,” Electron. Lett., vol. 28, no. 18, pp.1696–1697, Aug. 1992.

H. Yamazaki, K. Oishi, and K. Gotoh, “An accurate center frequency tuning-scheme for 450-kHz CMOS G 􀀀 C bandpass filter,” IEEE J. Solid-State Circuits, vol. 34, pp. 1691–1967, Dec. 1999.

W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C. New York: Cambridge Univ. Press, 1992.

P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Oxford Univ. Press, 1987.

R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation. Piscataway, NJ: IEEE Press, 1998.


Full Text: PDF

Refbacks

  • There are currently no refbacks.




 


All Rights Reserved © 2012 IJARCSEE


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 Unported License.